an acknowledgement of the authors and individual contributors to the work; and all applicable portions of the copyright notice. Copying, reproducing, or republishing for any other purpose shall require a license with payment of fee to the Paris Research Laboratory. All rights reserved.
8n 2 N; x 2 2 Z : f (x) = f (x mod 2 n ) (mod 2 n ):
The proof of this result provides a SDD normal form for synchronous circuits which generalizes the BDD and TDG constructions (Algorithm 1) proposed by [A78] , [B86] and [B87] for processing finite boolean functions. We show that the circuit SDD(f) synthesized by Algorithm 2 is finite if and only if function f may be realized by some finite state machine (Proposition 3).
From simple identities in the ring of 2adic integers, we derive both classical and new bit-serial circuits for computing: (+; ?; ; 1=(1 + 2x); p 1 + 8x). All but the adders (+; ?) are infinite synchronous circuits (Proposition 4). In each case, the correctness of the circuit directly follows from the 2adic definition of the corresponding operator.
We demonstrate that our 2adic semantics is fully general and may be fruitfully applied to any digital circuit. In particular, we characterize when the multiplexer and register commute with arbitrary logic; the retiming property, expressed by: 8x 2 2 Z : f (2x) = 2f (x); holds of an on-line function f 2 2 Z ! 2 Z if and only if f (0) = 0 (Proposition 6). We also provide a simple characterization of reversible synchronous circuits (Proposition 7).
We introduce a general procedure (Algorithm 3) which transforms any synchronous circuit into an equivalent infinite parallel combinational implementation. Conversely, we show that every continuous function is computable by a synchronous circuit with output enable (Theorem 3).
We use reset signals in order to pipeline finite integer computations through arbitrary 2adic networks (Theorem 4); in this context, all arithmetic circuits become finite.
iii iv
Résumé
Nousétablissons les correspondances suivantes entre l'anneau des entiers 2adiques 2 Z issu de l'arithmétique, et les circuits digitaux (finis et infinis, combinatoires et synchrones) issus de l'électronique (Théorèmes 1 et 2).
1. Une fonction est calculée par un circuit combinatoire si et seulement si elle est continue en tout x 2 2 Z entier 2adique : 8n 2 N; x 2 2 Z; 9m 2 N : f (x) = f (x mod 2 m ) (mod 2 n ):
2. une fonction est calculée par un circuit synchrone si et seulement si elle est en-ligne :
La démonstration de ce résultat fournit une forme normale SDD pour les circuits synchrones, qui généralise les constructions BDD et TGD (Algorithme 1) proposées par [A78] , [B86] et [B87] pour traiter des fonctions booléennes finies. Nous montrons que le circuit SDD synthétisé par l'Algorithme 2 est fini si et seulement si il peutêtre réalisé par une machineàétat fini (Proposition 3).
A partir d'identités simples sur les entiers 2adiques, nous trouvons des circuits en série,à la fois classiques et nouveaux, pour calculer : (+; ?; ; 1=(1 + 2x); p 1 + 8x). Misà part les additionneurs (+; ?), tous ces circuits synchrones sont des circuits infinis (Proposition 4). Dans chaque cas, l'exactitude du circuit découle de la définition 2adique de l'opérateur correspondant.
Nous démontrons que notre sémantique 2adique est générale et peut s'appliquer avec profità tout circuit digital. Plus précisément, nous caractérisons quand le multiplexeur et le registre binaire commutent avec une logique arbitraire. La propriété de "retiming" est exprimée par :
Introduction
Modern electronic circuits fall in two categories, analog and digital.
The dynamic analysis of analog circuits involves physical parameters, such as currents and voltages, whose value v t 2 R varies continuously with real time t 2 R. Carver Mead's book [M89] provides an excellent introduction to analog circuits.
Digital circuits are characterized by a finite number of physical variables, whose value v t 2 B = f0; 1g may be identified with either zero or one, when properly discretized (say 0 when voltage < 1V and 1 when voltage > 2V) at integer multiples (t = n t for n 2 N) of the clock period t. Setting t = 1 through a suitable choice of the physical units allows us to identify digital time t 2 N = f0; 1; 2; g with the set of natural numbers.
The present work is exclusively concerned with digital circuits, which we introduce mathematically as follows: 
A direct consequence of Definition 1 is that all delays in a digital circuit are exact integers. In particular, combinational circuits have zero delay: the output response to changes in the inputs is instantaneous, and time plays no part in their mathematical analysis. With synchronous circuits, changes in the digital values of variables are equally instantaneous and they precisely occur at digital time t 2 N.
Of course, any physical implementation of our mathematical digital circuits has (hopefully very) small delays, but (certainly) not zero delays. As a consequence, the physical behaviour matches its mathematical idealization only when operated with a clock whose period t > exceeds the maximum physical delay (critical path). Infinite binary sequences have a rich mathematical structure, namely that of the 2adic integers 2 Z, whose algebraic properties are presented in Section 2 (Propositions 1 and 2). Operations over 2 Z contain most 1 of the usual operations over the ordinary integers Z = f ; ?2; ?1; 0; 1; 2; g hence the name. In addition, they contain all set operations over the subsets 2 N of the natural numbers. In short, the 2adic integers 2 Z form both a ring (0; +; ?; 1; ) and a boolean algebra (;; ; ; \).
1 but not all, as we loose integer comparison and division by a number which is not a power of 2;
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1. In a combinational circuit C 2 C(?) ( Combining these two results provides a simple and effective characterization of which functions may or may not be directly implemented by synchronous and combinational circuits, with many forthcoming concrete examples.
The 2adic integers Z
The p-adic integers were introduced around 1900 by K. Hensel [H13] (for each prime p 2 N) and they play a central role in arithmetic (see [A75] and [K77] ). Such numbers are obtained by extending indefinitely the ordinary base p representation, as computed by the rule:
(1)
We use n p to represent the quotient and n j p the remainder in the integer division of n by p 6 = 0: n = p (n p) + (n j p) with 0 (n j p) < p: For example, we compute the infinite binary (p = 2) representation of decimal number 22 by:
In the above equality, subscript 2 indicate the representation base 2 as well as the reading order, from low order bits to high order bits; the (0) denotes an infinite (periodic) sequence of zeroes. Similarly, we find: B 2 (?7) ) 1001 1 = 2 100(1); and B 2 ( 1 3 ) ) 110 10 = 2 1(10):
One may correctly infer from these three motivating examples that:
1. The infinite binary representation of a natural number, such as 0 = 2 (0), is obtained by appending infinitely many non-significant zeroes to its ordinary finite binary representation.
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3. Rational numbers having an even denominator, such as 1 2 , are not members of 2 Z: applying Rule (1) to these numbers fails to deliver a meaningful binary representation.
4. Rational numbers having an odd denominator, such as ? 1 7 = 2 (100), are characterized by their ultimately periodic infinite binary representation. Equivalently, the odd rationals Z=1 + 2N are precisely the members of 2 Z which admit a finite notation upon adopting our parenthesis convention (Proposition 2); they are associated with finite synchronous circuits having constant inputs, or any equivalent explicit representation of finite automata.
5. The 2adic integers also contain non-periodic numbers, which the practical designer may choose to ignore since they are exclusively associated with infinite circuits, such as
While Hensel's construction applies for any prime p, we need only concern ourselves with the case p = 2 of the 2adic integers 2 Z for the purpose of studying digital circuits. The arithmetic properties of 2 Z are (almost) similar to those of the p-adic integers for p > 2. The logical properties of 2 Z are unique, a fact which we emphasize in the following definition.
Definition 2 A 2adic integer B 2 2 Z is the limit of three equivalent infinite sequences
each composed of (for n 2 N):
1. bits b n 2 B, with
3. finite sets of integers bfng f0; 1; ; ng, with
Let us make explicit the meaning of the word limit in Definition 2, by introducing a distance over binary sequences. Property (i), which is characteristic of ultra-metric norms (see [K77] ) is stronger than the classical triangle inequality for real numbers R: jx + yj jxj + jyj.
It follows from Definition 3 of the distance between 2adic integers that the finite approximants
So, each infinite binary sequence A = (a 0 a n ) with a n 2 B for n 2 N is equal to the unique 2adic integer A = P n2N a n 2 n of which it is the base 2 representation, as computed by Rule (1) for p = 2. Two infinite binary sequences A; B are equal when 2 jA ? Bj = 0, which is equivalent to each of the following:
This justifies to use of the following notations for representing a 2adic integer B 2 2 Z:
One may choose either of the proposed representations -bits or integers or sets -in order to introduce operations over 2 Z. 
It follows from elementary set theory and arithmetic that: 
(iv) B = P t2N b t 2 t is the output of some finite acyclic synchronous circuit with constant
Assertions (v), (vi), (vii) and (viii) are equivalent:
(viii) B = P t2N b t 2 t is the output of some finite synchronous circuit with constant inputs.
As a consequence of this fact, we can systematically label each variable in a synchronous circuit having constant inputs with odd rationals, starting from 0 = 2 (0) for the electrical ground and ?1 = 2 (1) for the electrical power supply. In the following example, labels are given both in decimal and in binary,(low order bit first, periodic part in parenthesis). and its realization by a finite synchronous circuit containing exactly one loop, such as:
Combinational Circuits
Combinational circuits can all be built from a single atomic gate, the multiplexer. Together with 0 and 1, the multiplexer is a basis for boolean algebra, as seen from:
The exclusive or a b = (a^:b) _ (:a^b) is realized with two muxes:
We construct arbitrarily complex boolean functions by wiring together mux gates, subject to the following caveat:
1. the graph of the circuit is acyclic;
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Condition 1 eliminates from consideration cyclic structures, such as u =?(u; 0; 1) whose output value is undefined in the boolean domain. Condition 2 guarantees that the value of each variable may be computed within a finite combinational delay. In particular, this ensures that any finite combinational circuit may be operated reliably with a synchronous clock having a finite period t > greater than the circuit's largest delay (critical path).
Definition 6 (Combinational circuits C(?)) A combinational circuit C 2 C(I; ?) is a set V(C) = I M of digital variables partitioned into: must be well-founded: 
8I 2 2 Z; 2 R > 0; 9 2 R; 8I 0 2 2 Z : 2 jI ? I 0 j < implies 2 jf(I) ?
The proof of this result is given in Section 8.2.
Any finite boolean function, such as the full-adder from Example 3.1, is continuous; it is well known (Algorithm 1) that each may be computed by a finite combinational circuit.
On-line functions (Theorem 2) such as +; ?; are continuous. The corresponding infinite combinational circuit may be directly constructed from Theorem 1. We may also start from a bit-serial synchronous circuit implementing the on-line function (Theorem 2), and apply the parallelization procedure of Section 5 (Algorithm 3) in order to obtain an equivalent (infinite) combinational implementation. The parallel adder from Example 3.2 is compiled by Algorithm 3 from the serial adder of Section 5.1, and the parallel multiplier (Example 6.1) from the serial-parallel multiplier in Section 5.3.
Example 3.3 presents examples of continuous functions, the Peano projections, which are not on-line: they may be realized by an infinite combinational circuit; they may not be realized by any synchronous circuit.
The test for zero function z 2 2 Z ! 2 Z defined by z(0) = 0 and z(x) = ?1 for x 6 = 0 is not continuous at 0, therefore, is is not computable by any digital circuit. The related z 0 defined by z 0 (0) = 0 and z 0 (2
v is continuous (and on-line); so, it is computable by a combinational circuit z 0 2 C(?) (and by a synchronous circuit z 0 2 C(?;2 )). Example 3.2 (Parallel Adder) From here on, a trapezoid with two + signs represents a full-adder:
. . .
a[3] b[3] s[3] + + + + + + + +
While this circuit contains an infinite carry chain, the longest path of muxes leading from inputs to each output is finite: n + 3 for n 1, with the full-adder from Example 3.1.
Example 3.3 (Peano Pairing) Define the cartesian product 2 2 Z 2 Z ! 2 Z of two 2adic integers by interleaving the binary representations of each operand. The inverse first projection 0 2 2 Z ! 2 Z extracts the even bits, and the second 1 2 2 Z ! 2 Z the odd bits.
They are computed by the recursive system:
We easily verify that 8a; b 2 2 Z : 0 ( (a; b)) = a; 1 ( (a; b)) = b and that each of ; 1 ; 2 2 C(?) may be realized by a mux-less combinational circuit (just wires). Note that establishes a one to one mapping N $ N N between natural numbers and pairs of natural numbers; similarly for the odd rationals Z=1 + 2N and the 2adic integers 2 Z.
Synchronous Circuits
Synchronous circuits are built from two atomic gates, the multiplexer and the register, also known as flip-flop. When operating in a synchronous environment, the multiplexer retains its zero-delay (mathematical) property: the output value m t 2 B is determined, at all times t 2 N, from the input values c t ; b t ; a t 2 B by:
We need to change our Definition of the logical complement to :b =?(b; 0; ?1) . This accounts for the difference between ?1 = 2 (1), the electrical power supply, and 1 = 2 1(0), the boot signal. The register introduces a unit time delay: As we represent the input sequence by the 2adic integer i = P t2N i t 2 t , the 2adic integer o = P t2N o t 2 t representing the output of the register is equal to r = 2 i. Complex synchronous circuits are realized by wiring together a number of muxes and registers. All registers are synchronous in that they share the same clock signal. As before, no infinite combinational path is allowed. The mux-ordering must be well-founded, as in Definition 6. Like combinational circuits, synchronous circuits may be finite or infinite; unlike combinational circuits, synchronous circuits have only finitely many inputs and outputs.
When the graph of a synchronous circuit contains loops, it is straightforward to verify from the well-founded mux ordering that each loop through the circuit must traverse at least one register.
From 
The direct implication simply expresses that the outputs of a synchronous circuit at time t 2 N may only depend upon the values of its inputs during the first t clock cycles.
The converse implication is proved in Section 8.3 by constructing synchronous decision diagrams (SDD Algorithm 2) which synthesize synchronous circuits. When applied to a finite purely combinational function (no registers, finitely many muxes and constants), the SDD procedure (Algorithm 2) generates the same circuit as the BDD procedure (Algorithm 1).
The SDD procedure provides a normal form for synchronous circuits. The technical restriction imposed on circuits by this normal form are:
1. the control input c of each mux m =?(c; b; a) must be one of the circuit's primary inputs c 2 I; 2. along with the multiplexer and the register, we take the logical negation :x in our set of primitive operators; as usual, it is schematized by a small circle.
Condition 1 is used by Akers [A78] and Bryant [B86] for establishing the BDD normal form. The negation is introduced by Billon [B87] who defines TDG (typed decision graphs) and shows that TDGs keep all the advantages of BDDs, and further reduce the circuit's size.
The structure of the universal synchronous circuit for computing an arbitrary on-line function
where f t 2 B t+1 ! B for t 2 N, is the following infinite binary tree structured circuit, result of SDD(f); the labels inside the squares represent the initial value (0 or 1) of the corresponding register. (100) f (010) f (110) f (001) f (101) f (011) f (111) f (00) f (10) f (01) f (11) f ( Condition 1 guarantees that all SDD circuits having a small number of primary inputs are electrically fast. Though the method has not yet been thoroughly tested, it gives almost optimal results when hand-applied to the synthesis of the simple arithmetic functions 1 + 2x; 1 + x and x + y (Examples 4.2, 4.3, 4.4). The procedure works equally well on 2x and 1 + 2x (Example 4.2).
Example 4.1 shows that the BDD procedure is not optimal: it synthesizes 7 muxes for the full adder, instead of 5 in Example 3.1. Similarly, Example 4.5 shows that SDD(3x) has 8 muxes and 5 registers, compared to 5 muxes and 1 register in Section 5.1.
The arithmetic functions ; i(x) = 1 1+2x and r(x) = p 1 + 8x are on-line. Although they are amenable to the SDD algorithm, we construct in Section 5 simpler bit-serial circuits for implementing these arithmetic operations.
Function f (x) = x 2 is not on-line since f (2) 6 = f (2 j 2) (mod 2). Indeed, this anti-flop is not computable by any synchronous circuit. The related f (x) = 2 (x 2) = x ? (x j 2)
is an on-line function. While Peano's cartesian product 2 C(?;2 ) is synchronous, neither is 0 nor 1 . We leave it as an interesting design exercise (for the reader) to realize by a synchronous circuit.
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Example 4.1 (FullAdder) The following 7 muxes result from applying the BDD procedure (Algorithm 1) to the synthesis of the full-adder. In our finite state diagrams, circles represent states (numbered inside); the 2:0 label on a transition arc means that both inputs are one, and the output zero (0:1 means that both inputs are 0, and the output is 1). 
Addition
The basic arithmetic invariant of the full-adder is: a+b+c = s+2r: We solve this system by letting c = 2r, and define addition by: s = a + b where (s; c) = FullAdd(a; b; 2 c): From now on, a triangle with a + inside denotes a serial adder, a serial substracter with a ?.
Serial-Parallel Multiplier
In order to construct a synchronous circuit which multiplies input x 2 2 Z by some fixed 2adic
integer C = P k2N c[k]2 k , consider the following elementary identity:
This provides a direct recursive definition for the following infinite multiplier:
. . . 
Serial-Serial Multiplier
Let x = 2 x 0 x t and y = 2 y 0 y t be the operands to be multiplied in order to compute serially the product p = x y = 2 p 0 p t . The invariant of this synchronous multiplier M 2 C(?;2 ) is:
From the elementary identity in the 2adic ring,
we derive the recurrence relation,
where A is the auxiliary function: . . .
In order to design cell A, rewrite (3) as A(c; x; y) = (x^y^c) + x^(?2(c^y)) + y^(?2(c^x))
which is equal to 2 t a [t] , provided that c = 2 t . This equation translates to the finite circuit to the right, where triangles denote and gates, and half-circles or gates.
This design leads to more economical circuits than the Atrubin (see [K81] ) or the Chen and Willoner constructions [CW79] .
Odd Inverse
An even 2adic integer b = 2b 0 2 2 Z has no inverse b ? 2 2 Z: indeed 2b b ? is even and 2b b ? 6 = 1 for all b ? . So 2 Z is not a field, but it comes close: we can define the odd inverse i = 1=(1 ? 2b) 2 2 Z of any 2adic integer b 2 2 Z by the formula:
Rewriting (4) as i(1?2b) = 1, we obtain i = 1+2ib which translates to the synchronous circuit to the right. While it looks finite in the picture, this is yet another infinite circuit since it contains the serial multiplier from the previous section.
Square Root
An odd 2adic integer has a square root if and only if it is congruent to one modulo 8 (Proposition 8). Such a number 1 + 8b 2 2 Z has exactly two square roots: (+ p 1 + 8b) j 4 = 1 and (? p 1 + 8b) j 4 = 3. We compute the former p 1 + 8b = 1 + 4r so as to verify:
(1 + 4r) 2 = 1 + 8r + 16r 2 = 1 + 8b. Simplifying this last expression to r + 2r 2 = b; we see that the square root 1 + 4r = + p 1 + 8b is given by r = b ? 2r 2 which translates to the following 
Applications
This section groups various applications of the 2adic theory to practical circuit design problems.
The following corollary to Theorems 1 and 2 provides an explicit representation of the functions computed by digital circuits in terms of finite boolean functions. It is stated for unary (k = 1) functions, the generalization (k > 1) being straightforward. A combinational circuit is said to be finite if it has finitely many inputs and outputs. 
Commutation with mux, reg and retiming
The following general commutation properties between mux, reg and arbitrary functions play an important role in the optimization of electrical delays in digital circuits (see [LS91] ). To simplify notations, we state them for functions having k = 2 arguments, the generalization to arbitrary k 0 being straightforward. 
Parallelization of synchronous circuits
Since any on-line function is also continuous, it may be computed by a synchronous circuit as well as by an infinite combinational circuit. The procedure (Algorithm 3) which translates one into the other by unfolding time into space is detailed in Section 8.4. The application of this procedure to the synthesis of a parallel adder (from the serial adder of Section 5.1) is given in Example 3.2; the synthesis of a parallel multiplier (from the serial-parallel multiplier in Section 5.3) is given in Example 6.1. In both cases, the longest path (electrical delay) between inputs and the n-th output is a linear function of n; in both cases, faster and bigger designs exist for solving the problem within a logarithmic electrical delay (see [GV82] and [V83] ).
Example 6.1 (Parallel Multiplier)
The circuit to the right, is a fragment of the (infinite) highschool parallel multiplier obtained by unfolding the serialparallel multiplier in Section 5.3 through Algorithm 3:
Reversible Synchronous Circuits
Consider one last characterization of synchronous (a.k.a. on-line) functions as norm contractions; we state the definition in the unary (one input/output f 2 2 Z ! 2 Z) case only: 8x; y 2 2 Z : 2 jf(x) ? f (y)j 2 jx ? yj:
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Relation (5) is easily seen to be equivalent to each of the previously stated characterizations of synchronous functions. With this in mind, we make a short incursion into coding theory:
and only if each of the following equivalent properties hold:
One to One 9C ? 2 C(?;2 ); 8x 2 2 Z :
Norm Preserving 8x; y 2 2 Z : 2 jf(x) ? f (y)j = 2 jx ? yj;
Galois Sum
9d 2 B; D 2 C(?;2 ) :
Since y = C(x) has an inverse C ? if and only if :y = C(x) has an inverse, we may choose
as illustrated by Examples 4.5 and 4.6, and the schemas below.
Synchronous circuits with output enable
By Theorem 2, we know that there exists no synchronous circuit which computes the output sequence x 2 = 2 x 1 x 2 in response to the input x = 2 x 0 x 1 x 2 . In general, no synchronous circuit is capable of producing strictly less output bits than it consumes inputs.
To get around this problem, experienced designers add a signal en 2 V(C) which is used to enable the outputs from the synchronous circuit C: it is set to en t = 1 on cycles t 2 N when the outputs of C are significant; it is set to en t = 0 on cycles when the outputs of C are irrelevant.
By this convention, we may compute x 2 through the identity circuit with output enable en = 2 0(1) = ?2. The same identity circuit with output enable en = 2 (10) = ?1=3 computes Peano's first projection 0 (x 0 x 1 x 2 x t ) = x 0 x 2 x 2t . Indeed, these are special cases of the following general result:
Theorem 3 Every continuous function f 2 2 Z ! 2 Z is computable by some synchronous circuit with output enable.
Let us describe how to compose circuits with output enables. Suppose that some synchronous circuit A 2 C(?; 2 ) has output enable enA. We want to connect the inputs of A to the outputs I of some other synchronous circuit with output enable enI. The rules are:
1. Replace every register a = 2 b in A by the enabled register a = 2 ?(enI; b; a).
2. Set the output enable of the results of A to en = enA^enI.
Synchronous circuits with reset
The arithmetic circuits in Section 5 all have a finite implementation when we interpret each operation modulo an odd number 1 + 2p. In particular, we show in [SV93] how to derive from equation (4) a finite multiplier modulo 1 + 2p, which operates from low order bits to high order bits. Combined with other techniques presented in [SV93] , this modular multiplier is the key to the record breaking performances of this design. 
November 1993 Note that all the operators which have so far received an infinite definition, such as multiplication, become finite as soon as the number m = max n2N m(n) is itself finite; indeed, we can truncate the whole network at m bits since all final results are correct modulo 2 m+1 . The reset signals of two circuits get or-ed together, during composition.
Conclusions
We expect that the 2adic semantics introduced here for synchronous circuits will have an impact on current CAD systems, for the following reasons.
Synchronous Circuits Description
With F. Bourdoncle and G. Berry, we are attempting to map this 2adic theory into a language called 2Z for describing synchronous circuits, as they naturally occur in practical PAM designs (see [BRV89] ), such as the ones reported in [BRV93] . For example, the following 2Z source code generates the counters from [V91] whose operating speed is, for all practical purposes, independent of the counter's length. 
Synchronous Circuits Synthesis
As pointed out earlier, the SDD procedure is an interesting candidate for compiling from finite state machine descriptions (hopefully produced by higher level systems) into real hardware (silicon or FPGA). It should be instructive in this respect to compare the resulting SDD implementation with the direct technique reported by [B92] , and others.
Synchronous Circuits Verification
Finally, we expect some CAD systems to incorporate rules for circuit verification having to do with the ring properties of 2adic algebra, not just the boolean part. The need for such tools is clear when one consider the problem of proving functionally equivalent, such structurally different multipliers as the ones from Example 6.1 and Reference [V83] . To prove further that such parallel multipliers compute the same function as their serial counterparts (Sections 5.3 and 5.4), we seem to need the full 2adic apparatus introduced here; any proof attempt through independent means has to discover, prove and use the ring laws somewhere along the line.
Proofs
This section regroups the mathematical definitions, lemmas and constructions required to demonstrate the various claims made in this paper.
2adic integers

Proof of Proposition 2
(ii) Let l 2 N be the least integer such that jzj < 2 l . After computing l bits of z by Rule 1, we reach the state: B 2 (z) The inputs ?z l = 2 (z l ); 0; ?1 are constant, and the output is r [0] .
Conversely, it follows from Definitions 5,7 of mux and reg that an acyclic synchronous circuit with l 2 N registers produces a constant output after at most l cycles, upon constant input.
(vi) Let B = z 1+2n be an odd rational, with z 2 Z and n 2 N + 1. Define the period p = p 2 (1 + 2n) of the denominator 1 + 2n to be the order of 2 in the multiplicative group Z j (1 + 2n) of the integers modulo 1 + 2n, namely the smallest natural number such that:
Let the quotient be q = (2 p ? 1) (1 + 2n), the corresponding remainder being 0.
Compute I = zq (2 p ? 1) the quotient, and P = zq j (2 p ? 1) = 2 p 0 p p?1 the remainder in the integer division of z q by 2 p ? 1, so as to write:
The binary representation of ?P This number is obviously bounded by S t < 2 n ; so, there must exist two instants 0 t 0 < t 1 < 2 N where we find the circuit in the same state: The well-founded ordering of the variables in a combinational circuit (Definition 6) implies that each output only depends upon a finite subset of the inputs. 
where for all n 2 N, number m(n) 2 N is an integer and f n 2 B 
where m(n) 2 N is the highest input index which appears in the leaves of the mux tree defining o [n] . Conversely, we know from the BDD (Algorithm 1) how to realize boolean function f n from Expression (6) by a finite combinational circuit C n , for each n 2 N; the union f = n 0 C n 2 C(?) of all such circuits realizes any function f given by an expression of the form (6).
Our next result is a special case of Heine's theorem, which says that a function is continuous over a topologically compact set (namely the whole of 2 Z) if and only if it is uniformly continuous (see e.g. [A75] ).
Lemma 2 A function f 2 2 Z ! 2 Z is continuous if and only if it is uniformly continuous:
8n 2 N; 9m 2 N; 8x; y 2 2 Z : 2 jx ? yj < 2 ?n implies 2 jf(x) ? f (y)j < 2 ?m : (7) Lemma 3 A function f 2 2 Z ! 2 Z is uniformly continuous over the 2adic integers if and only if it is computed by some combinational circuit C f 2 C(?):
Proof: Let us first express uniform continuity in the equivalent form:
8n 2 N; 9m(n) 2 N; 8x 2 2 Z : 2 jf(x) ? f (x j 2 m )j < 2 ?n :
Clearly ( f (x)j maxf 2 jf(x + 2 m y) ? f ((x + 2 m y) j 2 m )j; so we have 2 jf(x) ? f (x j 2 m )jg < 2 ?n for any y 2 2 Z by (7) and the ultra-metric property (i). Expression (8) says that we can determine the first n bits of f (x) j 2 n = 2 f 0 f n?1 = f (x j 2 m ) j 2 n from the first m = m(n) bits of the argument x 2 2 Z. In particular, the first output bit f 0 = f ( ! B is defined for each integer n 2 N by f n (x 0 ; ; x m(n)?1 ) = (f ( P 0 k<m(n) x k 2 k ) 2 n?1 ) j 2. We conclude this proof by invoquing Lemma 1.
Synchronous circuits
To simplify notations, the SDD procedure is presented in the generic case of a one input (k = 1), one output on-line function. The generalization to an arbitrary number of inputs k 0 is direct; Example 2.1 shows applications of the procedure with zero input (k = 0); Examples 4.1,4.3,4.5 have one input (k = 1) and Example 4.4 has two inputs (k = 2).
November 1993 Digital PRL of b has the form: S = 2 2v (1 + 8(b 1 + b 2 )(1 + 2b 2 )). Conversely, a number of the form S = 2 2v (1 + 8b) has the two square roots 2 v p 1 + 8b, one of which being constructed by the circuit in Section 5.6.
Applications
Algorithm 3 (Parallelization of a Synchronous circuit)
The input to this algorithm is a synchronous circuit C 2 C(?;2 ), whose set of variables V(C) = I R M =?(c n ; b n ; a n ) for some c n ; b n ; a n 2 V(C). 
Proof of Theorem 3
By Proposition 5, we may express f as
Since a boolean function with k inputs may be considered as a function with k + 1 inputs which ignores the last one, we may assume that m(k) < m(k + 1) for all k 2 N. Consider the on-line function g defined by:
We know from Theorem 2 that g may be computed by some synchronous circuit C g . By construction, function f is thus computed by circuit C g with output enable:
